Graduate School of Engineering Osaka University 2-1 Yamada-oka, Suita-shi Osaka 565-0871, Japan e-mail: teja@si.eei.eng.osaka-u.ac.jp matsuoka@eei.eng.osaka-u.ac.jp This paper was published online in July, 2015 [Volume 15, Number 1, Pages 57-73]. In this paper, we performed modeling and analysis of a controller-based all-digital phase-locked loop (ADPLL). However, we made a mistake in the calculation of the step response of the ADPLL to validate the model using behavior-level simulation.
The following sentences in the pages 69, 70, 71 should be corrected and Figure 5 should be replaced as follows.
Page 69, line 1: "… with tuning range of 393MHz to 418MHz." Page 69, line 10: "The DCO integer and fractional bit code changes for a power-up condition are shown in Figures 4(a) and 4(b) as decimal value variations." Page 70, line 1: "… code with time to reduce the phase error is shown in Figure 4 (c) as decimal variation. Figure 5 (a) shows the frequency step of the reference clock corresponding to a step change of six DCO integer-code, which can show enough change in ADPLL output frequency over frequency variation. By considering this large frequency step as combination of small one integer-code step, the small-signal approximation used in equations (3) and (4) can still be validated. As shown in Figure 5 The correction does not affect the other parts. We express our apology for confusing the readers and the editors.
